Keyword/Image Search
AI Navigator
login
Toshiba selects Cadence Tensilica Vision P6 DSP for image recognition in next-gen ADAS chip
On June 13, Cadence Design Systems, Inc., based in San Jose, California, announced that Toshiba has implemented the Cadence Tensilica Vision P6 DSPs for its next-generation automotive SoC to meet functional safety requirements.
The Vision P6 DSP provides high compute throughput with low power consumption, small core....
The Vision P6 DSP provides high compute throughput with low power consumption, small core....
This news is for paid members only.
If you register as a free member, you can read the rest of this article for a limited time.
In addition, you can also enjoy the following content for free:
- Market & Tech Reports
- Global automotive production/sales
- Launch schedule forecasts
- Latest news on the automotive industry
- Market share and supply information of 300 automotive parts (Who Supplies Whom)
Japan
+81-3-4241-3907
USA
Mexico
Germany
China (Shanghai)
Thailand
India