



## **LTEC Corporation**

Your most experienced partner in IP protection

# SiC MOSFETs (650V-1700V): Epi (Drift+Buffer) Layer Survey Report

#### **Overview**

In SiC devices, in addition to determining the maximum operating and breakdown voltages, the structure and engineering of the SiC Epitaxial layer contains a significant amount of knowhow to mitigate the adverse effects of crystal defects in the surface-active layer of vertical transistors. Since SiC substrates are not yet standardized, almost every SiC device manufacturer prepares the Epi layer with its own recipe, and the structure of each Epi layer is different (see P.3).

- Based on the data we have collected (SEM, SCM, etc.), this survey report presents:
  - 1) Types of Epi layer/Buffer layer structures used by major manufacturers
  - 2) Details of Epi layers for patent certification
  - 3) Comprehensive academic and industrial references overview
  - 4) Impact of Epi layers on manufacturing costs

#### **Product features**

	Maker	Product		Epi layer features
1	INFINEON	IMBG120R078M2H	Gen 2	N-buffer doping profile
2	NEXPERIA	NSF080120L3A0		Made by Mitsubishi Electric (estimated) Very thick buffer layer
3	Onsemi	NTH4L028N170M1	M1	two-layer N-Buffer
4	STMicro	SCT040H65G3AG or SCT040W120G3AG	Gen 3	Extremely thin N-Buffer

### Report contents and Summary of results (42 pages)

The table of contents and excerpts from this report are listed on the following pages.

- Extraction and comparison of N-Buffer structures for preventing BPD (Basal Plane Dislocation) from major SiC manufacturers.
- The thickness of the N-Buffer layer varies greatly depending on the manufacturer, ranging from 0.4  $\mu m$  to over 10  $\mu m.$
- The carrier concentration of each layer is extracted by SEM and SCM analysis, and the doping of the N-Buffer layer is 1E17 to 1.5E18 at/cm3.
- The cost of the Epi layer is estimated to be as much as 120% of the cost of a raw SiC substrate wafer (150 mmΦ) for a thick Epi layer.
- A "screening" test is considered necessary to supplement the N-Buffer layer.

### **Report price**

#### Delivered one week after order placement

Please contact us for report pricing.



LTEC Corporation US Representative Office www.ltec-biz.com/en/ 2310 Homestead Rd, C1 #231 Los Altos, CA 94024 Phone: +1-(650) 382-1181 contact2@ltec.biz

## Excerpt from the report (1)

#### TABLE OF CONTENTS

Co	ontent			Page
1	1-1	Executive summary		3
	1-2	Introduction: Background and purpose of this survey		4
	1-3.	Epi (Drift) layer engineering		5
		Table 1 : Analyzed products and summary of evaluation results		6
2		SiC MOSFET Epi layer structure survey		7
	2-1	SiC Epi layer structures		8
		Table 2-1-1:SiC MOSFET structure die and Epi layers comparison	•••	9
		Table 2-1-2:Summary of the features of the Epi layer structure of the evaluated SiC MOSFETs	•••	10
		Table 2-1-3: SiC device wafer + Epi layer cost estimate		11
3		SiC MOSFET SCM analysis of the Epi layer		12
	3-1	INFINEON IMBG120R078M2H :SCM / SMM analysis		13
	3-2	NEXPERIA NSF080120L3A0: SCM / SMM analysis		15
	3-3	Onsemi NTH4L028N170M1: SCM / SMM analysis		17
	3-4	STMicroelectronics SCT040W120G3AG: SCM / SMM analysis		19
	3-5	STMicroelectronics SCT040H65G3AG: SCM / SMM analysis	•••	21
4		Summary of analysis results		23
5		References		24
6		Appendix: Literature survey on wafer crystal defects and epitaxial layers in SiC power devices.	•••	25





Example doping profile of SiC Epi (Drift and N-Buffer) layers in SiC power devices



LTEC Corporation US Representative Office www.ltec-biz.com/en/ 2310 Homestead Rd, C1 #231 Los Altos, CA 94024 Phone: +1-(650) 382-1181 contact2@ltec.biz

### Excerpt from the report (3)

#### Table 2-1-1: SiC MOSFET structure die and Epi layers comparison



#### Table 2-1-2: Summary of the features of the Epi layer structure of the evaluated SiC MOSFETs

v	Gen 2 CoolSiC IMBG120R078M2H MOSFET	NSF080120L3A0	M1 NTH4L028N170M1	Gen 3	Gen 3
v	IMBG120R078M2H MOSFET	NSF080120L3A0	NTH4L028N170M1	SCT040\A/120G3AG	SCT040H65C2AC
v	MOSFET			0010401200340	301040H03G3A0
V		MOSFET	MOSFET	MOSFET	MOSFET
	1200	1200	1700	1200	650
mΩ	78.1	80	28	40	40
	Asymm. Trench	Planar Gate	Planar Gate	Planar Gate	Planar Gate
μm					
at/cm3					
mΩ•mm <sup>2</sup>					
mΩ•mm <sup>4</sup>					
V					
	μm       μm       μm       μm       μm       at/cm3       v	Asymm. Trench μm μm μm μm μm at/cm3 at	μm Planar Gate   μm μm   μm μm   μm μm   μm at/cm3   at/cm3 at/cm3   at/cm3 at/cm3   ut/cm3 at/cm3   vm μm   V V	Asymm. Trench Planar Gate Planar Gate	Asymm. Trench Planar Gate Planar Gate   µm µm   µm



LTEC Corporation US Representative Office www.ltec-biz.com/en/ 2310 Homestead Rd, C1 #231 Los Altos, CA 94024 Phone: +1-(650) 382-1181 contact2@ltec.biz

